Clock synchronization algorithms which can tolarate any number of processors that can fail by ceasing operation for an unbounded number of steps and then resuming operation (with or) without knowing that they were faulty are called Wait-Free. Furthermore, if they are also able to work correctly even when the starting state of the system is arbitrary, they are called Wait-Free, Self-Stabilizing. This work deals with the problem of Wait-Free, Self-Stabilizing Clock Synchronization of n processes in an \in-phase" multiprocessor system and presents a solution with synchronization time O(n 2 ). The best previous solution has O(n 3 ) synchronization time. The idea of the algorithm is based on a simple analysis of the di culties of the problem which helped us to see how to \reparametrize" the O(n 3 ) previously mentioned algorithm in order to get the O(n 2 ) synchronization time solution. Both the protocol presented here and its analysis are very simple.
Introduction
Synchronization among the processes of a multi-processor system is commonly obtained using clocks. In general a clock is implemented in a multi-processor system in one of the following ways: i) using a single clock that is connected to all the processors in the system, ii) using individual clocks for every processor that are connected to a pulse generator which generates clock pulses stimulating the individual clock, iii) using individual clocks and pulse generators for each processors. It is easy to see that the less centralized the clock implementation is the more resilient to faults it is.
In the past clock synchronization solutions that can tolerate faults have been proposed for the case of arbitrary, or Byzantine, faults 19, 18, 20, 8, 21, 23] . In those model characteristics they proved that no algorithm can work unless more than one third of the processors are nonfaulty 8]. In the case of authenticated Byzantine faults the things are not so bad; there exist algorithms that can tolerate any number of faulty processors 12] . The negative results in that model are that: i) the faulty processors can in uence the clocks of the non-faulty ones by speeding them up, ii) reaccession of repaired processors is not possible unless more than half of the processors are non-faulty 12]. Self-stabilizing algorithms for the clock synchronization problem have also been proposed 11, 6, 1 ]. An algorithm is called self-stabilizing if it can tolerate transient faults in the sense that, after a transient fault leaves the system in an arbitrary state, if no further fault occurs for a su ciently long period of time then the system converges into a consistent global state and can solve the task. A transient fault is a fault that causes the state of a process (its local state, programm counter and its shared variables) to change arbitrarily. More about self-stabilization can be found in e.g. 7, 2, 9, 5, 4, 22].
So, if we want to sum it all up, the \ideal" clock synchronization algorithm that is highly resilient to failures must have the following characteristics: (i) it must tolerate any number of processors' napping faults like the authenticated Byzantine model but guarantees that the nonfaulty processors' clocks remain una ected by the failures, (ii) faulty processors are able to rejoin the system and become synchronized in a number of k steps that is indepentent of the number of the working processors, and (iii) it works correctly regardless of the system state in which it is started.
Recently Dolev and Welch in 10] presented this highly resilient view of clock synchronization as Wait-Free, Self-Stabilizing Clock Synchronization. The assignement of this name to the problem is due to the facts that the rst two conditions mentioned in the previous paragraph capture the spirit of the wait-freedom (cf., e.g., 16, 3, 13] ) in the presence of napping faults and the third condition captures the spirit of self-stabilization. In that paper they present two Wait-Free, Clock Synchronization algorithms for n processors which assume a global clock pulse (\in-phase" systems) and nonglobal read/modify/write atomicity. Those solutions guarantee synchronization within O(n 3 ) and O(n 2 ) steps; the rst solution is also a Self-Stabilizing one, while the second depends on the initialization.
In this paper we examine the same problem. By pointing out a simple approach in analyzing the di culties of the problem, we show how to \reparametrize" the O(n 3 ) algorithm of 10], thus getting a solution to the Clock Synchronization problem which is both Wait-Free and Self-Stabilizing, and has synchronization time O(n 2 ). Moreover, its analysis and proof of correctness are simple and intuitive.
The Model
The system consists of n identical processors. A processor p i is a (possibly in nite) machine.
The processors communicate via a set of single-writer, multi-reader atomic registers. Each processor owns a subset of these registers. The owner of a register can write the register while all the other processors can read it. A step by a process p i consists of the following actions: (i) read by p i of the shared registers owned by some particular processor p j (i 6 = j),
(ii) transition of p i 's local state (program counter, local variables), and (iii) update of its own shared registers. We consider \in-phase" systems, in which all processors share a common clock pulse. Each pulse is a (possibly empty) set of processor names; the set of processors that make a step in the pulse. Each processor can make at most one step in one pulse. If a processor does not make a step in some pulse it will be said to take a pause.
A con guration is a tuple of processors' states and of values of the shared variables. A system execution is a sequence c 0 1 c 1 2 : : : of alternating pulses (denoted by x ) and con gurations (denoted by c x ). Pulses indexed with consecutive numbers will be called consecutive. Each con guration c i in a system execution is derived from its directly preceding con guration c i?1 by the state transitions and the shared variables' updates of the processors that make a step in the pulse i in between these con gurations; the shared registers' reads by all the processors that make a step in i return the respective values of c i?1 , while the shared registers' updates take place in unison to derive c i . An execution is initialized if its rst con guration is explicitly speci ed by the protocol. We will refer to a sub-sequence (starting and ending with a con guration) of the sequence which describes a system execution by the term sub-execution of that execution. The length of a sub-execution is the number of pulses in it. In a sub-execution s 0 (with length greater or equal to l) of a system execution s, a processor p i will be said to have made l continuous steps if it makes steps for l consecutive pulses of s 0 .
This system can be viewed as modeling either a PRAM (cf. 17, 15]) with faults or a multiprocessor synchronous system (cf. 14]) in which scheduling of the processes in di erent processors is done independently. Pause intervals can be interpreted as periods during which some process is not scheduled in a processor, or as faults in the connections of the pausing proccessor or as transient faults, or even as processor crashes.
In a solution to the clock synchronization problem, each processor owns a shared variable which holds the value of its clock. The requirement from a wait-free clock synchronization algorithm is that there should be a positive integer k such that for any execution s of the protocol:
Adjustment: For any l > k and for any processor p i that makes l continuous steps during a sequence of consecutive pulses j+1 ; : : : ; j+l , p i 's clock in c j+l equals its clock in c j+l?1 incremented by one. Agreement: For any l k and for any two processors p i and p j that have both made l continuous steps during any sequence of pulses j+1 ; : : : ; j+l , p i 's and p j 's clocks in c j+l are equal.
If self-stabilization should also be guaranteed by the solution, then the above two requirements should be met even in non-initialized executions.
The Protocol

Informal Description
First we will try to give an insight into the characteristics of the problem by applying an easy strategy: each processor which has possibly taken a pause tries to catch up with the var (CLOCK 1 ; CNT 1 ); : : : ; ( maximal clock in the system, by scanning in cyclic order the other processors' clocks and by simply updating its own clock to the maximum clock value it sees in each step. In schedules in which for a period of time only one process (not necessarily the same during the period) holds the maximal clock value in the system, we can think of the maximal value as a \ball" which is \passed" from one process to the other, under a proper interleaving of their working steps and their pauses. Now, suppose that there exists a process p i which tries to nd the maximal clock value and which does not take any pauses, which implies that within a certain number of steps it should achieve its goal. However, there might be a set S of other processes (more than two) which are scheduled (take pauses or make steps) so that each one p x of them does not hold the maximal clock value at the pulses when its clock is read by p i but reads that value from another process in S immediately after its own value has been read by p i ; then it keeps and increments that value for a number of pulses that are not enough for p i to complete a cycle and read p x 's clock again; in the meantime another process p y can do the same as p x did. This \game" can be played by all the processes in S scheduled in a way that they cyclically take turns in misleading p i and preventing it from catching up with the maximal clock in the system. The duration of such a game can be in nite, but the game is also \stop-able" at any time, which implies that at any time it will be possible for p i to violate the adjustment requirement.
The protocol presented here |which is a reparametrized modi cation of the protocol presented in 10]| protects the correctly working processors in the following way: each process repetetively scans the clock values of the other processes in cyclic order, trying to keep up with the most advanced of them. When a processor p i has taken some pause and its clock needs adjustment, it is guaranteed that after it has made a certain number of continuous steps its own clock will be as far as n ? 1 or less from the maximal clock value of the system at that time. After that, what p i needs from the schedule in order to nd the maximal clock value, is either (i) some process which holds t he maximal clock value to continuously keep making steps for as long as a scan takes (n ? 1 steps) or (ii) a slow-down of the incrementing of the maximal clock value by n ? 1 steps. The former will happen if that process correctly makes steps. Towards the latter, each processor which misleads p i (necessarily by taking a pause) is suspended (does not increment its clock) for a period of time until p i has safely (by the pigeon-hole principle) found the maximal clock value. Suspension is implemented with the use of a local variable susp for each process. Moreover, each process can detect whether it paused or not by checking its relative speed with respect to the other processors. This mechanism is implemented with the use of the shared variable CNT i and the local array prev by each process p i .
At this point it should be mentioned that, as proven in 10], there can be no wait-free, self-stabilizing clock synchronization algorithm with only blind write operations (i.e. updates of its shared variables by p i without prior reading them). In the protocol described here, it can be easily seen that p i never performs a blind write.
The formal description of the protocol is given in Figure 3 .1.
Proof of Correctness
We will rst show that the protocol described meets the requirement of a solution to the waitfree clock synchronization problem: for any processor p i (1 i n) which is working correctly (performs continuously steps without taking pauses in between) for at least k = (4n+1)(n?1) pulses, as long as it continues working correctly, its clock will not need adjustment and will agree with the clock of any other processor which has been working correctly for at least k pulses. Towards that we will rst prove that p i after at most k continuous steps will be guaranteed to hold the maximal clock value in the respective system's con guration. Some auxiliary de nitions will help the presentation of our arguments: A process p i (1 i n) is suspended in some con guration in a system execution if its local variable susp 6 = 0 in that con guration.
An adjustment phase for a process p i in a system execution s is a subexecution s 0 = c j j+1 c j+1 : : : j+l c j+l , such that:
1. p i makes a step in all the pulses in s 0 and in pulse j+l+1 of s it takes a pause.
2. the local variable susp of p i equals 0 in all the con gurations in s 0 . 3. c j is either the rst con guration of s or there exists j in which p i either takes pause or makes a step in which it changes the value of its local variable susp from 1 to 0.
A process p i performs a forwarding step in a particular pulse j in some system execution if CLOCK i (c j?1 ) < CLOCK i (c j ) and CLOCK i (c j ) = MAX CLOCK(c j ), where c j?1 and c j are the system con gurations directly preceding and immediatelly following that pulse. A pulse in an execution is forwarding if there exists a process p i which makes a forwarding step at that pulse; otherwise we will call the pulse non-forwarding.
A round of a process p i is a sequence of n ? 1 successive steps by p i . (In a round a processor reads the shared information of all the other processors in the system.)
It can be easily seen that if c j?1 and c j are the system con gurations directly preceding and immediatelly following a pulse j , then either MAX CLOCK(c j ) = MAX CLOCK(c j?1 )+ 1 or MAX CLOCK(c j ) = MAX CLOCK(c j?1 ) depending on whether the pulse is forwarding or non-forwarding, respectively.
Assume that a process p i makes at least k = (4n+1)(n?1) continuous steps in continuous pulses in a system execution. In the following lemmas we prove that at most by the last of these steps it will hold the maximal clock value in the system. Lemma 1 In the con guration c after the last pulse of a sequence of (2n+1)(n?1) continuous steps by a process p i in a system execution its local variable susp will equal 0. Proof. In the rst round of p i in the sequence de ned, p i will load its array prev with the value of the CNT x shared variable of each other process p x . Even if in that round p i becomes suspended (its local variable susp is assigned the valued 2n(n ? 1)) |due to the fact that prior to these steps that array could contain arbitrary values|, in the next rounds the computation of its local variable diff ( n ? 1) will result in decrementing the value of susp, which implies that by the last step of the sequence, susp will equal 0.
2 The above lemma implies that at most after its rst (2n + 1)(n ? 1) continuous steps p i will enter an adjustment phase, which, due to our assumption for p i , is going to last at least 2n(n ? 1) pulses. During the adjustment phase and if there are no transient faults in the system, its local variable susp will never become non-zero and the value of CLOCK i will be incremented by at least 1 at each pulse. MAX CLOCK(c ? ) n ? 1 because at each step the maximal clock of the system can be increased by at most one. But MAX CLOCK(c ? ) is the value of CLOCK x in c ? for some process p x in the system, which p i is going to read in one of the steps of the round. 
2
The previous lemma states that once p i enters the adjustment phase, after the rst round it is guaranteed to have a clock value which di ers by at most n ? 1 from the maximal clock value of that con guration and that this di erence can only decrease in the following steps of p i . Hence, we have the following: Lemma 3 Assume that an adjustment phase of a processor p i with length at least 2n(n ? 1) pulses in a system execution and consider the subexecution which starts with the system con guration after the rst round of p i in the phase and ends with the con guration after the 2n(n ? 1)-th step of p i in the phase. If in this subexecution there are n ? 1 or more non-forwarding pulses, then it will hold that CLOCK i (c) = MAX CLOCK(c), where c is the last con guration of the subexecution.
Proof. It follows from Lemma 2 and from a fact that is directly derived from the rules of the protocol: if p i at some step reads the maximal clock value of that con guration then,as long as p i continues working correctly it will still hold the maximal clock value in the system and that it will increment its clock by one at each pulse.
2 Lemma 4 If the length of an adjustment phase of p i is at least 2n(n ? 1) pulses in a syetem execution then at the con guration c after the 2n(n ? 1)-th step of the phase it will be the case that CLOCK i (c) = MAX CLOCK(c).
Proof. We make the assumption, towards coming to a contradiction, that CLOCK i (c) < MAX CLOCK(c). Let A denote the subexecution speci ed by the rst 2n(n ? 1) steps of p i in this adjustment phase. Also, consider any process p x (x 6 = i) which makes steps during A. We make two crucial remarks: (i) Under our assumption, p x cannot perform n ? 1 continuous forwarding steps during A. Otherwise, we already have a contradiction: Since CLOCK x is read by p i every n ? 1 steps and because p i 's steps in the speci ed interval are continuous by de nition, p i would have adjusted its own clock to CLOCK x and, hence to the maximal clock of the system during one of these n ? 1 steps of p x .
(ii) Once p x performs its rst n ? 1 steps (not necessarily continuous) in A, it will load its local variable prev i] with a correct value of CNT i written by p i during A; thus, p x will have a consistent reference time-point for detecting its pauses thereafter. After that point, due to our assumption, p x cannot make more than n ? 1 forwarding steps in A: if it does, we know from (i) that these steps will not be continuous. But then, by at most the (n ? 1)-th such step it will detect its pause, and, as a result it will become suspended. Since the length of a subexecution in which a processor is continuously suspended is at least equal to the duration of A (2n(n ? 1) pulses), p x will not increment its clock again during A.
What (ii) essentially implies is that the number of forwarding steps of each process p x (x 6 = i) during A is at most 2(n?1), which means that the total number of forwarding pulses in A is at most 2(n ? 1) 2 . The latter in turn implies that the number of non-forwarding pulses during A is at least 2(n ? 1) and, in particular after p i 's rst round in A it is at least n ? 1. But then, by Lemma 3 p i should hold the maximal clock value at c, which contradicts our assumption.
Theorem 1 The construction correctly implements a self-stabilizing wait-free clock synchronization solution with k = (4n + 1)(n ? 1).
Proof. After a process p i has worked correctly for at least k = (4n + 1)(n ? 1) steps, it is guaranteed by Lemma 4 that it will hold the maximal clock value in the system. After that, it can be directly derived from the rules of the protocol, that as long as it continues working correctly it will still hold the maximal clock value in the system and that it will increment its clock by one at each pulse. The same will hold with any other process that has been working continuously and correctly for at least k pulses; this implies that its clock value will agree with the clock value of p i .
The self-stabilizing property of the protocol is due to the facts that in the analysis (i) no initialization conditions are needed and (ii) it is shown that after transient faults have ceized, each process which performs k continuous steps will converge to legal behaviours, as de ned by our requirements of a solution to this problem.
Conclusions
In this work we show a wait-free and self-stabilizing protocol that achieves clock synchronization among n processors in at most (4n + 1)(n ?1) steps, and which improves the previously known solution which had synchronization time O(n 3 ) steps. The best known non-selfstabilizing solution to the same problem also has synchronization time O(n 2 ). However, the question whether the problem can be solved with a linear time algorithm it is still open. Another point that deserves consideration is whether the requirement for self-stabilization imposes an overhead in the complexity of the problem.
